

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings of claims in the application.

Listing of Claims:

1. (Original) A method in a signal processor for quantizing a digital signal, the method comprising:

generating a fixed-point approximation of a value $X \div D$, wherein X is a fixed-point value based on one or more samples in the digital signal, and wherein D is a fixed-point quantization parameter;

generating a correction; and

modifying the approximation with the correction.

2. (Original) The method of claim 1, wherein generating the approximation includes multiplying X by D' , wherein D' is $2^n/D$, wherein n is a positive integer such that $2^n > D$.

3. (Original) The method of claim 2, wherein n is selected from a group consisting of 8, 16, 32, 64 and 128.

4. (Currently Amended) A method in a signal processor for quantizing a digital signal, the method comprising:

generating a fixed-point approximation of a value $X \div D$, wherein X is a fixed-point value based on one or more samples in the digital signal, and wherein D is a fixed-point quantization parameter;

generating a correction; and

modifying the approximation with the correction

~~The method of claim 2~~, wherein generating the correction includes multiplying X by DR, wherein DR is $((2^n + k*(D/2))/D)*(2^n \llbracket \% \rrbracket \text{ modulo } D)$, wherein k is a non-negative number.

5. (Original) The method of claim 4, wherein X is based on a DCT coefficient.

6. (Original) The method of claim 5, wherein X is based on an absolute value of the DCT coefficient.

7. (Currently amended) The method of claim 5, wherein $X = X' + D \gg 1$, wherein X' is a fixed-point value based on a ~~DCT~~ Discrete Cosine Transform (DCT) coefficient wherein " \gg " symbolizes a right shift, and wherein D is a quantization scale.

8. (Original) The method of claim 5, wherein $X = X' + D2 \gg 1$, wherein X' is a fixed-point value based on a DCT coefficient, and wherein D2 is another quantization parameter.

9. (Original) The method of claim 5, wherein $D = 2*Q$, wherein D' is $2^{n-1}/Q$, wherein DR is $((2^n + k*(Q/2))/Q)*(2^{n-1} \% Q)$, and wherein Q is a quantization scale.

10. (Original) The method of claim 9, wherein $X = X' + (3*Q + 2) \gg 2$, wherein X' is a fixed-point value based on a DCT coefficient.

11. (Currently amended) The method of claim 9, wherein ~~X is the maximum of zero and $(X' - Q/2)$~~ X is the maximum of zero and the difference of X' and $Q/2$ ($X = \max\{0, X' - Q/2\}$), wherein X' is a fixed-point value based on a DCT coefficient.

12. (Original) The method of claim 4, wherein modifying the approximation with the correction includes adding the approximation with the correction.

13. (Original) The method of claim 12, wherein n is a word length, wherein the approximation includes a most significant word (MSW(approximation)) and a least significant word (LSW(approximation)), wherein the correction includes a most significant word (MSW(correction)), and wherein adding the approximation with the correction includes:

adding MSW(correction) with LSW(approximation) to produce a sum;
right-shifting the sum by n bits; and
adding the sum with MSW(approximation).

14. (Original) The method of claim 13, wherein the signal processor is a microprocessor having an instruction for calculating a function $(A+B+1) \gg 1$, and wherein the step of adding MSW(correction) with LSW(approximation) and the step of right-shifting the sum by n bits include:

calculating $(\text{MSW}(\text{correction}) + \text{LSW}(\text{approximation}) + 1 \gg 1)$ using the instruction; and

right-shifting $(\text{MSW}(\text{correction}) + \text{LSW}(\text{approximation}) + 1 \gg 1)$ by $n-1$ bits.

15. (Currently amended) The method of claim 14, wherein the microprocessor is an Intel™ microprocessor with MMX™ technology, and wherein the instruction is ~~the pavgw~~ a Packed Average Word (pavgw) instruction.

16. (Original) The method of claim 1, further including:
generating X , wherein $X = 16 * \text{ABS}(X')$, wherein X' is a fixed-point value based on a DCT coefficient, and wherein D is a quantization step.

17. (Original) The method of claim 1, further including:
generating X , wherein $X = 32 * \text{ABS}(X')$, wherein X' is a fixed-point value based on a DCT coefficient, and wherein D is a quantization step.

18. (Original) The method of claim 17, wherein generating X includes generating $X'' = 16 * \text{ABS}(X')$.

19. (Currently amended) A method in a signal processor for quantizing a digital signal, the method comprising:

generating a fixed-point approximation of a value $X \div D$, wherein X is a fixed-point value based on one or more samples in the digital signal, and wherein D is a fixed-point quantization parameter;

generating a correction;

modifying the approximation with the correction; and

~~The method of claim 1, further including:~~

generating X, wherein $X = 32 * \text{ABS}(X') + \text{SGN}(X') * (D \gg 1)$, wherein X' is a fixed-point value based on a DCT coefficient, and wherein D is a quantization step.

20. (Original) The method of claim 19, wherein generating X includes generating $X'' = 16 * \text{ABS}(X') + \text{SGN}(X') * (D \gg 2)$.

21. (Original) The method of claim 20, wherein n is a word length, and wherein generating the approximation includes:

multiplying X'' by D' to produce a most significant word of $X'' * D'$ ($\text{MSW}(X'' * D')$) and a least significant word of $X'' * D'$ ($\text{LSW}(X'' * D')$), wherein D' is $2^n / D$, wherein n is a positive integer such that $2^n > D$.

22. (Original) The method of claim 21, wherein generating the approximation further includes:

left-shifting $\text{MSW}(X'' * D')$ by one bit to produce $\text{MSW}(X'' * D') \ll 1$;

right shifting $\text{LSW}(X'' * D')$ by 15 bits to produce $\text{LSW}(X'' * D') \gg 15$; and

bit-wise ORing $\text{MSW}(X'' * D') \ll 1$ with $\text{LSW}(X'' * D') \gg 15$.

23. (Previously Presented) The method of claim 21, wherein generating the correction includes:

multiplying X'' by DR to produce a most significant word of $X'' \cdot DR$ ($MSW(X'' \cdot DR)$), wherein DR is $((2^n + k \cdot (D/2))/D) \cdot (2^n \% D)$, wherein k is a non-negative number.

24. (Original) The method of claim 23, wherein the step of adding the approximation with the correction includes:

left-shifting $LSW(X'' \cdot D')$ by one bit to produce $LSW(X'' \cdot D') \ll 1$;
left-shifting $MSW(X'' \cdot DR)$ by one bit to produce $MSW(X'' \cdot DR) \ll 1$;
adding $LSW(X'' \cdot D') \ll 1$ with $MSW(X'' \cdot DR) \ll 1$ to produce a sum;
right-shifting the sum by n bits; and
adding the sum with the bit-wise OR of $MSW(X'' \cdot D') \ll 1$ with

$LSW(X'' \cdot D') \gg 15$.

25. (Original) The method of claim 24, further including, prior to the step of right-shifting the sum, adding D' to the sum if $D \gg 1$ is odd.

26. (Original) The method of claim 25, wherein the signal processor is a microprocessor having an instruction for calculating the function $(A+B+1) \gg 1$, and wherein the steps of adding $LSW(X'' \cdot D') \ll 1$ with $MSW(X'' \cdot DR) \ll 1$, adding D' to the sum, and right-shifting the sum by n bits include:

generating $sum = (LSW(X'' \cdot D') \ll 1 + MSW(X'' \cdot DR) \ll 1 + 1) \gg 1$ using the instruction;

generating $sum = (sum + (D'/2) + 1) \gg 1$ using the instruction; and
right-shifting the sum by n-2 bits.

27. (Original) The method of claim 26, wherein the microprocessor is an Intel™ microprocessor with MMX™ technology, and wherein the instruction is the pavgw instruction.

28. (Original) The method of claim 1, wherein X is based on a DCT coefficient.

29. (Original) The method of claim 1, wherein X is based on an audio sample.

30. (Original) The method of claim 1, wherein X is based on a sample of a communications signal.

31. (Original) A computer program product comprising:

a computer readable storage medium having computer program code embodied therein for quantizing a digital signal, the computer program code comprising:

code for generating a fixed-point approximation of a value $X \div D$, wherein X is a fixed-point value based on one or more samples in the digital signal, and wherein D is a fixed-point quantization parameter;

code for generating a correction; and

code modifying the approximation with the correction.

32. (Original) A system for quantizing a digital signal, the system comprising:

a memory that stores a fixed point value X based on one or more samples in the digital signal; and

a processor coupled to the memory and operable to perform the steps of:

A) generating a fixed-point approximation of a value $X \div D$, wherein D is a fixed-point quantization parameter;

B) generating a correction; and

C) modifying the approximation with the correction.

33. (Original) A method in a signal processor for quantizing a digital signal, the method comprising:

generating a fixed-point approximation X1 of a value X/W , wherein X is a fixed-point value based on one or more samples in the digital signal, and wherein W is a first fixed-point quantization parameter;

generating a first correction;

modifying X1 with the correction to produce a fixed-point value X2;

generating a fixed point approximation $X3$ of a value $X2 \div (2*Q)$, wherein Q is a second fixed-point quantization parameter;
generating a second correction; and
modifying $X3$ with the correction.